[1]
Anupoju Surya Pavan Kumar, Prof. Ashish Duvey, “Energy-Efficient SRAM Design in 7nm and 10nm FinFET Technologies: A Comparative Study of 6T, 7T and 8T Architectures”, IJESH, vol. 15, no. 4, pp. 719–733, Dec. 2025.