[1]
Rohit Kumar, “DECODING RE-CONFIGURABLE PROCESSOR ARCHITECTURES”, IJESH, vol. 14, no. 1, pp. 37–46, Jun. 2024.